Navigation and service

PATC training course "Intel MIC Programming Workshop" @ Technical University Ostrava

07.Feb.2017 09:00
08.Feb.2017 16:00
Technical University Ostrava, IT4Innovations building

The course discusses Intel’s Many Integrated Core (MIC) architecture. It covers various programming and optimisation techniques for Intel Xeon Phi coprocessors. We will mainly focus on the KNC version of the chip. The hands-on sessions are done on the new Intel Xeon Phi based Salomon system at the Czech National Supercomputing Centre IT4Innovations. We also plan a session with invited talks about Intel Xeon Phi experience on Salomon on Wendesday afternoon (tbc).

The course is developed within the joint German-Czech Republic project CzeBaCCA.